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an amplitude detector f deriving a pulse having a 
width equal to the time that the transient exceeds a pre- 
determined critical amplitude. The leading edge of the 
pulse is then applied to a width generator which sets up a 
pulse having a predetermined critical width. The trailing 
edge of the width generator pulse and the pulse derived 
by the amplitude detector are then applied to a coincident 
circuit. If the transient pulse has a duration greater than 
that of the width of the pulse produced by the width gen- 
10 erator, the coincidence circuit produces an output pulse 
indicating a “no-go” output. 
Accordingly, one object of this invention is to provide 
a sensor for monitoring electrical devices having voltage 
time response characteristics. 
Another object of this invention is to provide a sensor 
for detecting transients which exceed a specified pulse 
width and amplitude. 
BRIEF DESCRIPTION OF THE DRAWINGS 
y9 
2;: 
s 
An apparatus for detecting pulses which exceed a pre- 
determined amplitude and width including a phase splitter 
for applying the pulse in opposite polarity to a first and 15 
second trigger circuit having their threshold levels in- 
dividually adjustable to predetermined amplitudes of the 
same polarity. An OR gate applying the output of the 
trigger circuit whose threshold is exceeded to  a width 
generator for activating a gate generator a predetermined 20 These and other objects and advantages of this inven- 
time after the threshold level of either the first or second be more apparent upon reference to the follow- 
trigger is exceeded. AND gate for passing the ing specification, appended claims and drawings wherein: 
output of the OR gate during the time period that gate FIG. 1 is a block diagram of the sensor constructed in 
generator is activated. accordance with this invention wherein the blocks of the 
25 diagram represent the various elements of the system and 
the solid lines illustrate the manner in which the elements 
are electrically interconnected with one another to detect 
transients which exceed a specified amplitude and width; 
FIG. 2 is a schematic illustration of the amplitude de- 
FIG. 3 is a schematic illustration of the width detector 
tion 
ORIGIN O F  THE INVENTION 
The invention described herein was made by employees 
of the United States Government and may be manufac- 30 tector stage of the system of FIG. 1; and 
tured and used by or for the Government of the United 
States of America for governmental purposes without the 
payment of any royalties thereon or therefor. 
DESCRIPTION O F  THE EMBODIMENT 
BACKGROUND O F  THE INVENTION 
Referring now to FIG. 1, the pulse amplitude and width 
This invention relates generally to electrical testing aP- evaluation system of the present invention, shown in block 
Paratus and more ParticulalY to a system for evaluating diagram form, includes an amplitude detector stage as 
the amplitude and width Of an electrical transient puke indicated at 11 and a pulse width detector stage as in- 
to determine whether the transient pulse exceeds predeter- dicated at 13. The amplitude detector stage includes an 
mined tolerance limits. 40 input buffer $5 having an input terminal 17 for receiving 
As the development of space vehicles has progressed in the pulse to be evaluated, and is arranged to attenuate 
size and complexity, the complexity of verifying the flight and if necessary clip the incoming transient pulse to 
readiness of each vehicle has increased. Of particular protect the amplitude detector from the possibility of a 
concern has been the detection of undesirable transients very large pulse. 
that exceed a certain set voltage level and Pulse width SO 45 TO provide for the detection of transient pulses that 
as to cause a malfunction of an electrical relay or a simi- exceed a predetermined amplitude in either the negative 
lar device having a voltage-time response characteristic. or positive direction, a phase splitter 19 is coupled to the 
The increase in the complexity of detecting such tran- attenuated output pulse of the input buffer. The phase 
sients has resulted, in part, from the greater probability splitter 19 is arranged to derive two signals xo and yo 
that electrical systems on the vehicle will interfere with 50 that are out of phase by 180 degrees with respect to one 
one another by the conduction of undesirable transients another and which are representative of the amplitude 
through common Power line% ground return cables, data and width of the transient pulse. The phase inverted Pulses 
lines or the like. A second reason for the increase in com- xo and y o  are respectively applied to the input of the 
plexity arises because of the greater number of Points negative and paitive level set circuits 21 and 23. 
which must be monitored simultaneously during a corn- 55 In  a manner to be more fully described hereinafter cir- 
plete test, since even after a critical selection of monitor cuits 21 and 23 trigger circuits, that have their 
points, (i.e. points at which a transient could cause a respective threshold level adjusted to  a predetermined am- 
malfunction in a system that is necessary for the flight plitude of the Same polarity. nus, in operation because of 
to  continue as planned) it is Often IleCeSsarY to monitor the phase inversion of signals Xo and Yo, only one of the 
several hundred points. 60 level set circuits will respond to any given transient pulse. 
In the past the nlonitoring of these points was accom- Additionally, to provide for a logic input to the width de- 
plished by apparatus designed to detect only the amplitude tector stage 83, circuits 21 and 23 are designed when 
of the transients and did not allow for the testing of the triggered to produce a pulse of the Same polarity and 
dynamic characteristics Of the @anSient. since a device amplitude. An OR gate 31 is provided for coupling the such as a relay is responsive not only to the amplitude Of 65 output leads 25 and 23 to the input circuit 29 of the 
a pulse applied to it but also to the width of the applied width detector stage 13. 
pulse little confidence could be given to the test results. The width detector stage 13 comprises a pair of chan- 
nels 33 and 35 connected in parallel. Channel 33 com- 
prises lead 37 for directly applying the output of the am- 
SUMMARY O F  THE INVENTION 
According to the present invention, it has been found 70 plitude detector stage 31 to the AND gate 39. Channel 35 
that a detector can be made for testing the dynamic comprises in cascade the width generator 41, the gate gen- 
characteristics of a transient by applying the transient to erator 43 and the AND gate 39. In operation, the width 
stage of the system of FIG. 1. 
35 
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generator 41 is utilized to  produce a pulse of predeter- In operation, the collector of transistor 77 remains at 
mined width in response to the leading edge of the pulsed essentially ground potential until a positive pulse of suffi- 
output of the amplitude detector stage 11 appearing on cient amplitude to overcome the forward bias is applied to  
lead 29. The trailing edge of the output of the width the base of transistor 77. At the time that the critical po- 
generator is then utilized to trigger the gate generator so tential is exceeded (determined by the setting of resisor 
as to apply a pulse to and open the AND gate 39 a pre- 5 83) transistor 77 becomes non-conductive thereby lower- 
determined time after the width generator is triggered. ing its collector potential to essentially that of the negative 
Accordingly, if the output pulse from the amplitude de- potential source 79. It is noted that transistor 77 is em- 
tector stage 18 is still present on lead 37 during the time ployed as a single stage Schmitt trigger and is only respon- 
sive to a positive transient pulse since a negative transient 
'0 pulse will appear as a negative pulse on the emitter of 
transistor 59 and will merely drive transistor 77 further 
period when the AND- gate is open, and AND-gate pro- 
duces an output which provides a Go/No Go output signal 
at output terminal 47. 
FIG. 2 is a schematic circuit diagram of the amplitude 
detector stage 11 of the present invention. The input 
buffer 15 include the voltage divider network formed by 
the serial connection oi resistances 49 and 51 between 
input terminal 117 and ground for providing an attenuated 
transient pulse at junction 53, which junction is coupled 
to the base of PNP transistor 59 via lead 58, junction 63, 
and lead 62 and forms the base bias on transistor 59. A 
diode clipping circuit consisting of diodes 55 and 57 and 
resistances 59 and 61 is provided to protect transistor 59 
from the possibility of a very large transient. 
As shown, the anode of diode 55 is connected to junc- 
tion 53 via junction 63 and lead 58 while the cathode of 
diode 55 is connected to a suitable source of positive 
potential 65 such as +6 volts. The cathode of diode 57 
is connected to junction 53 via junction 63 and lead 58 
while the anode of diode 57 is connected to junction 67 
of resistances §9 and 61, which resistances extend between 
ground and a source of negative potential 69, such as -12 
volts. With resistances 59 and 61 of equal value, diodes 
57 and 55 will limit the base voltage of transistor 59 to 
a suitable voltage, such as plus or minus 6 volts. 
The phase splitter 19 is shown as a single stage phase 
inverter consisting of transistor 59, collector load resistor 
71 and emitter load resistor 73. Resistor 71 is connected 
to the source of negative potential 69 while resistor 73 
is connected to the source of positive potential 65. In the 
well known manner resistors 71 and 73 are selected to he 
of equal value so that the voltages appearing on the col- 
lector and the emitter of transistor 59 will be equal but 
will be 180 degrees out of phase with one another. 
In the operation of the phase splitter circuit 19, tran- 
sistor 59 in the quiescent state is forward biased. When 
a positive transient pulse is applied to input terminal I17 
an attenuated positive pulse is applied to junction 63. This 
positive pulse decreases the forward bias of transisor 59 
and accordingly there will be a decrease in the emitter col- 
lector current. This decrease in emitter collector current 
in turn causes a negative pulse to  appear on the collector 
of transistor 59 and a positive pulse to appear on the 
emitter of transistor 59. Conversely, should negative 
transient pulse be applied to input terminal 17, the nega- 
tive attenuated pulse appearing at junction 63 will increase 
the forward bias and the emitter collector current of tran- 
sistor 59. The increase in emitter collector current in 
turn causes a positive pulse to appear on the collector of 
transistor 59 and a negative pulse to appear on the emitter 
of transistor 59. 
The emitter of transistor 59, forming one output of the 
phase splitter 19, is coupled to the input of the positive 
level set circuit 23 by resistor 75 which couples the emitter 
of transistor 59 to  the base of PNP transistor 77. The 
base of transistor 77 is additionally coupled to a source 
of negative voltage 79, such as -12 volts via the serial 
connection of resistor 81 and variable resistor 83. The 
collector of transistor 77 is connected to the source of 
negative potential 79 via lead 85 and resistor 87. The 
emitter of transistor 77 is connected to ground as shown. 
Resistors 811 and 83 function in connection with resistors 
73 and '45 to establish an initial forward bias on transistor 
77 so that in the quiescent state transistor 77 is saturated 
and its collector and output lead 85 are essentially at 
into saturation. 
The negative level set circuit 21 is of similar construc- 
tion and operation as the positive level set circuit 23 but is 
l5 responsive to the collector voltage of transistor 59. AS 
shown, the collector of transisor 59 is coupled to the base 
of PNP transistor 89 via resistor 91 and the base of tran- 
sistor $9 is additionally coupled to a source of positive 
potential 93 such as +6 volts via resistor 95 and variable 
eo resistor 97. The collector of transistor 89 is coupled to 
the source of negative potential 79 via lead 101 and re- 
sistor 103. The emitter of transistor 89 is connected to 
ground as shown. 
As with transistor 77, transistor (89 in the quiescent 
25 state is saturated and its collector and output lead 101 are 
maintained essentially at ground potential by the emitter 
based bias established by resistors 71,91,95, and 97. Thus, 
in operation, the collector of transistor 89 remains at  
3o essentially ground potential until a positive pulse appears 
on the collector of transistor 59 of sufficient amplitude 
to overcome the forward bias of transistor 89. At the 
time that the critical potential is exceeded (determined by 
the setting of resistor 97) transistor 89 becomes noncon- 
35 ductive thereby lowering its collector potential to essen- 
tially that of the negative potential source 79. It is noted 
that transistor 89 is only responsive to a negative transient 
pulse since a positive transient pulse will appear as a nega- 
tive pulse on the collector of transistor 59 and will merely 
As shown in FIG. 2, the "Or" gate 31 consists of 
diodes 103 and 105 having their respective anodes coupled 
to  ground via junction 107 and resistor 109 and their 
cathodes coupled to the respective collectors of transistors 
89 and 77 via leads 101 and $5. In the well known man- 
45 ner, the potential level of junction 107 is maintained at 
the lower of the voltage levels appearing on the collector 
of transistor 89 or the collector of transistor 77. Thus, in 
operation, junction 107 will normally be at  ground poten- 
tial since in the quiescent state transistors 89 and 7'1 are 
50 conducting and their collectors are held at ground poten- 
tial. However, should either transistor 77 or transistor 
89 be switched from the conductive state to the non-con- 
ductive state, junction 107 and output lead 29 will ap- 
proach the negative potential source 79 value. 
As shown in FIG. 3, output lead 29 of the amplitude 
detector stage 11 shown in FIG. 2, is coupled to the in- 
put circuit of the width generator 41 by coupling capacitor 
113 and diode 185 which serially connects output lead 
29 to the base of PNP transistor 17. The midpoint be- 
60 tween capacitor 113 and diode 115 is connected to a source 
of positive potential 119, such as +6 volts, by resistor 
121 and lead 122 and is also connected to ground by re- 
sistor 123. The collector of transistor 117 is connected 
to a negative source of potential 125, such as -12 volts, 
65 by resistor li27. The emitter of transistor 117 is connected 
to ground as shown. 
The base of transistor 117 is connected to the positive 
voltage source I119 by resistor 129 and is also connected 
to collector of another PNP transistor 131 of the width 
70 generator 41 by resistor 133 having capacitor 135 con- 
nected thereacross. The collector of transistor 13% is 
coupled to the negative voltage source 125 by resistor 
137 and the base of transistor 131 is connected to the 
collector of transistor 119 by variable capacitor 139 and 
75 is also connected to  the midpoint of serially connected 
40 drive transistor 77 further into saturation. 
55 
ground potential. 
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variable resistors 141 and 143, which resistors extend from transistor 16'7 via lead 175 and diode 177. The midpoint 
the negative voltage source 125 and ground as shown. between the emitter of transistor 167 and resistor 173 is 
I t  will be seen that with the circuity shown, the width coupled to output terminal 47. 
generator 41 comprises a one-shot multivibrator arranged In  the operation of the AND gate 39, output terminal 
SO that during the quiescent state transistor 1 17 is non- 47 and the emitter of transistor 167, absent a pulsed out- 
conducting and transistor 131 is conducting. The negative s put on  either lead 37 or lead 175 are maintained a t  essen- 
potential source 125 provides the collector bias voltages tially ground potential due to the clamping action of diode 
for transistors 117 and 131 and the forward bias for 177 and the normally conducting transistor 149 of the 
transistor 131 by the voltage divider network consisting gate generator 43. When the negative pulse of -12 
of resistors 141 and 143. A revem bias is provided to volts is applied to lead 37, output terminal 47 will remain 
maintain transistor 117 cut-off by the serial connection of essentially at ground potential since diode 177 remains 
resistors 137, 133, and 129 between the negative Poten- forward biased until the gate generator 43 is triggered 
tial source 125 and the positive potential source 119. I t  and transistor 149 becomes non-conductive. 
will thus be seen that in the absence of a negative pulse Also, if the gate generator 43 is triggered so as to apply 
being impressed on lead 29 and with transistor 131 nor- 13 a -12 volts pulse to lead 175, after the time period that 
mally conducting, an appreciable voltage rise will occur the negative pulse is applied to lead 37, output terminal 
across resistor 134. Therefore the collector of transistor 47 will remain at ground potential due to the conduction 
131 is essentially at ground potential, thus, providing a of transistor 167 and the voltage dividing action of resis- 
first output signal level on output terminal 145. tor 169 and 173. However, should a time coincidence oc- 
However, when a negative pulse is impressed on the 20 cur between the negative pulse on lead 37 and the nega- 
input lead 29, the base of transistor 117 is driven nega- tive pulse on lead 175, diode 177 will be un-biased and 
tive causing transistor 1117 to be turned on and causing output terminal 47 will go to the negative pulse level 
transistor 131 t o  turn off in the well known manner. With thereby indicating a No-Go condition. Thus, the output 
transistor 131 cut-off, the potential of its collector lowers terminal 47 remains at ground potential until a time coin- 
essentially to the value of the negative voltage source 125 25 cidence of the pulsed output of the amplitude detector 
and provides a negative going pulse at terminal 145 the stage 11 and the gate generator 43. 
length of which is determined by the time constant of It  will now be seen that the present invention provides 
variable resistors 143 and 141 and variable capacitor 139. very fast operation with digital accuracy and that the 
The output terminal 145 of the width generator 41 is invention can be employed to evaluate pulses of any width 
coupled to the input of the gate generator 43 via coupling 30 or amplitude. It will further be seen that a Go/No-Go 
capacitor 147 which serially connects output terminal 145 type output is obtained that may be easily stored if desired 
to the base of PNP transistor 149. The midpoint between and read-out at any time after the evaluation is completed. 
the capacitor 144 and the base of transistor 149 is con- It  will also be seen that the pulse amplitude and width 
nected to the source of negative potential source 125 by parameters can readily be changed by varying the thresh- 
resistor 153 and capacitor 151 and the emitter of transistqr 35 old levels of the negative and positive level set circuits 
149 is coupled to ground. The base of transistor 149 1s 21 and 27 and the time base of the width generator 41 
also connected to the midpoint of resistors 154 and 156 so that the detector according to the present invention can 
which extend between the negative potential smrce 125 easily be adapted to monitor devices having various volt- 
and ground. The collector of transistor 149 is coupled age-time response characteristics. 
to the base of PNP transistor 157 via resistor 159 having 40 While a particular embodiment of the present inven- 
capacitor 166 connected thereacross. The base of tran- tion has been shown and described, it will be obvious to 
sistor 157 is additionally coupled to the positive Poten- those skilled in the art that changes and modifications may 
tial source 119 by resistor 163. The collector of tran- be made without departing from this invention in its 
sistor 157 is coupled to the midpoint between resistor broader aspects and therefore the aim in the appended 
153 and capacitor 151 and the emitter is coupled to 4j claims is to cover all such changes and modifications as 
ground as shown. fall within the true spirit and scope of the invention. 
It  will be seen that with the circuity shown, the gate We claim: 
generator 43 comprises a one-shot m~ltivibrator arranged 1. An apparatus for detecting a pulse exceeding a pre- 
so that immediately before transistor 131 returns to its determined amplitude and width comprising: 
conducting state, transistor 157 is cutoff and transistor 50 an input circuit for receiving an input pulse to be 
149 is conducting. The negative voltage source 125 pro- evaluated; 
vides the collector bias voltages for transistors 149 and amplitude detecting means having an input coupled to 157 and the forward bias for transistor 149 is provided by said input circuit and having a signal output termi- 
resistors 154 and 156. Transistor 157 is provided with nal for producing a first level output signal during 
a reverse bias by resistors 155, 159, and 163. I t  will be the time interval that the amplitude of said input 
seen that the lagging edge of the pulsed output of the 53 pulse exceeds a predetermined positive or negative 
width generator 41 appearing on terminal 145 appears amplitude and a second level output signal during 
as a positive going pulse at the base to transistor 149 the time interval that the amplitude of said input 
that drives transistor 149 into non-conduction and in turn pulse is between said predetermined positive and 
drives transistor 157 into conduction in the well known 60 negative amplitudes; 
manner. Thus, with transistor 149 cutoff, the a width generator coupled to said signal output terminal 
voltage of transistor 149 lowers to the value of the nega- of said amplitude detecting means for producing a 
tive potential source 125 to produce a negative going pulse timing pulse of predetermined width coincident with 
at terminal 158 having a width determined by the time the initiation of said first level output signal; 
constant of resistors 156 and 154 and capacitor 151. 65 a gate generator coupled to said width generator for To determine whether the negative output pulse appear- producing a gating pulse coincident with the lagging 
ing on lead 29 is still present when the negative going edge of said timing pulse; 
pulse appears on output terminal 158 of the gate generator a coincident circuit havin a first input coupled to the 43 an AND gate 39 is provided. As shown the AND output of said gate generator and a second input 
gate includes NPN transistor 167 having its base con- 70 coupled to the output of said amplitude detecting 
nected to lead 29 via lead 37, its collector coupled to the means for producing an output pulse upon time 
source of positive potential 119 via resistor I69 and its coincidence of said first level output signal and said 
emitter coupled t o  the source of negative potential 171, gating pulse. 
such as -12 volts, via resistor 173. The output terminal 2. A detector as claimed in claim 1 wherein said ampli- 
158 of the gate generator 43 is coupled to the emitter of 75 tude detector means includes: 
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(a) a first trigger circuit for producing said first level 
output signal when the input signal thereto exceeds 
a predetermined amplitude and said second level 
output signal when the input signal thereto is below 
said predetermined amplitude; 
(b) a second trigger circuit for producing said first 
level output signal when the input signal thereto ex- 
ceed a predetermined amplitude and said second 
level output signal when the input signal thereto is 
below said predetermined amplitude; 
(c) a phase inverter interposed between said input cir- 
cuit and said first and second trigger circuits for 
applying said input pulse in opposite polarity to said 
first and second trigger circuits; and 
(d) an OR gate interposed between the outputs of said 
first and second trigger circuits for passing said first 
level output signal when present to said signal out- 
put terminal. 
3. A detector as claimed in claim 2 wherein said phase 
4. A detector as claimed in claim 2 wherein said input 
inverter comprises a phase splitter. 
circuit includes means for attenuating and clipping said 
input pulse. 
5. A detector as claimed in claim 1 wherein said width 
generator and said gate generator respectively comprise 
a first and a second one-shot multivibrator. 5 
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